Post Description

* Define your own control algorithms with loop rates up to 40 MHz
    * Execute multiple tasks simultaneously and deterministically
    * Create your own I/O hardware without VHDL coding or board design
    * Implement custom timing and triggering logic with 25 ns resolution
    * Graphically configure FPGAs on NI reconfigurable I/O (RIO) hardware targets